Home News Siemens automates design process for testing new chips with advanced packaging

Siemens automates design process for testing new chips with advanced packaging

by uma
Our website publishes news, press releases, opinion and advertorials on various financial organizations, products and services which are commissioned from various Companies, Organizations, PR agencies, Bloggers etc. These commissioned articles are commercial in nature. This is not to be considered as financial advice and should be considered only for information purposes. It does not reflect the views or opinion of our website and is not to be considered an endorsement or a recommendation. We cannot guarantee the accuracy or applicability of any information provided with respect to your individual or personal circumstances. Please seek Professional advice from a qualified professional before making any financial decisions. We link to various third-party websites, affiliate sales networks, and to our advertising partners websites. When you view or click on certain links available on our articles, our partners may compensate us for displaying the content to you or make a purchase or fill a form. This will not incur any additional charges to you. To make things simpler for you to identity or distinguish advertised or sponsored articles or links, you may consider all articles or links hosted on our site as a commercial article placement. We will not be responsible for any loss you may suffer as a result of any omission or inaccuracy on the website.
gawdo

(Reuters) – Siemens Digital Industries Software, a unit of Siemens AG, on Monday said it launched new software called Tessent Multi-die that automates a design process for testing chips made with advanced packaging.

While chips have traditionally been packaged with one silicon tile inside, as the industry faces challenges making features on these tiles smaller and smaller to cram more computing power into them, companies including Intel are starting to stack several of them, sometimes mixing and matching different technologies, to improve performance.

But testing these chips after they are made has been difficult as there are several layers of tiles, and Siemens’ head of the Tessent business Ankur Gupta said until now Siemens has had to work with customers on a case-by-case basis.

Testing is a key part of the chip-making process and a port to test them has to be designed into the chip before they are made.

“What we are doing now is taking all of those learnings and automating the solution, making it available general purpose for everybody to use,” Gupta told Reuters.

He said making the testing process easier for chips with advanced packaging, also referred to as 2.5 and 3-dimensional packaging, will help give the new technology a boost.

 

(Reporting by Jane Lanhee Lee; Editing by Stephen Coates)

 

www.gawdo.com

You may also like